Designing Domain-Specific Heterogenous Manycores from Dataflow Programs

Süleyman Savas - School of Information Technology, Halmstad University, Sweden

Motivation
























- Wireless Communication
- Radar Signal Processing
- Massive data stream
- Continuous processing Chain of tasks
- Communication
- High performance
- Low power



Heterogeneous structure

Typical structure of an application

Solution

Manycore architectures with cores specialized on certain tasks through instruction extension.

- Efficient for certain domain
- Can perform general purpose processing

Results

QR decomposition

- 4x performance increase with accelerator
- With automatic code generation 4% performance loss
 - 10-15 % increase in LUT and FF usage in FPGA

Autofocus criterion calculation


- 3x performance increase with accelerator
- With automatic code generation
 - No performance loss
 - No increase in FPGA resource usage


Conclusions

- Specialized cores provide higher performance
- Automation facilitates design of architectures and consequently exploration of design space

Future work


- Support generation of different tile types
- Optimizations on code generation
- System integration
- Compilation framework development including mapping





SUMMARY OF THE DESIGN FLOW

- > Developing the application in a language with support for parallelism
 - > CAL actor language
- > Analyzing the application to identify hot-spots via TURNUS framework > Number of operations, execution count etc..
- > Generating hardware/software co-design via Cal2Many framework > C + Chisel
- > Integrating the custom hardware to a general purpose core and create a tile Rocket core with RoCC interface
- > Connecting several tiles with a network-on-chip (Ongoing work) 2D mesh NoC



Profiling

